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Abstract—Charge-mode stimulation (ChgMS) is a relatively
new method being explored in the field of electrical neural stimu-
lation. One of the key challenges in such a system is to overcome
charge sharing between the storage capacitor and the double
layer capacitor in the Electrode-Electrolyte-Interface (EEI). In
this work, this issue is overcome by using a second-generation
negative current conveyor (CCII-) with a low current tracking
error. The level of charge sharing in the circuit is expressed by a
new figure of merit (charge delivery efficiency) introduced in this
paper. The proposed system has a maximum power efficiency of
76.6% and a total power consumption of 270 µW per electrode for
a target charge stimulus of 0.9 nC. Crucially, the system achieves
a minimum charge delivery efficiency of 98.22%.
I. INTRODUCTION
Electrical neural stimulation (ENS) is an emerging field in
biomedical engineering that is showing much promise. For
example, through the application of this technique in deep
brain stimulation, it has proven effective in managing debil-
itating neural diseases such as Parkinson’s, essential tremor
and dystonia. Fundamentally, ENS operates by injecting a
charge stimulus through an electrode extracellularly, which
if sufficient, triggers neurons in close proximity to generate
action potentials. There typically exist three techniques for
the generation and delivery of the electrical stimulus: current
mode stimulation (CMS), voltage mode stimulation (VMS)
and charge-mode stimulation (ChgMS). CMS and VMS utilise
constant current and voltage respectively to deliver the re-
quired charge. CMS is often preferable for the ease of defining
the target charge quantity (through timing control) but results
in an increased power dissipation due to the requirement of
an additional voltage headroom. On the contrary, VMS does
not require this headroom but suffers from being difficult to
control the quantity of the delivered charge. ChgMS, however,
takes a different approach, by first storing the required charge
on a capacitor and then delivering the stimulus by sharing the
charge with the electrode load impedance.
The interface between the electrodes and extracellular envi-
ronment is called the Electrode Electrolyte Interface (EEI) [1],
[2]. It can be modelled as a simple RC circuit [3]. The
capacitance, called the double layer capacitance (C1 and C2
in Fig. 1), represents the ability of an electrode to attract
ions towards itself without any charge transfer taking place.
The resistance represents the electrolyte resistance and is
modelled in [3]–[5] according to the Helmholtz model. The
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Fig. 1. System architecture of the ChgMS system together with the EEI
model of an AIROF electrode. R represents the electrolyte resistance; C1 and
C2 represent the double-layer capacitance. C1 is inherent to all microelectrodes
while C2 is due to the AIROF coating.
EEI model used in this paper represents an activated iridium
oxide (AIROF) microelectrode [4].
There are a number of inherent benefits of ChgMS. Firstly,
due to an exponentially decaying stimulation current, it typi-
cally consumes less power than CMS [6]. Secondly, the charge
delivered is predefined, it is therefore safer than VMS [2].
On the other hand, delivering a large charge stimulus, i.e.
from nano-Coulombs (nC) to micro-Coulombs (µC), requires
a large capacitor, making the implementation of an integrated
solution challenging [1], [2], [7], [8]. Furthermore, as a result
of charge sharing, the stimulus is not delivered completely,
thus the capacitor value needs to be further increased.
In this work, a novel approach for ChgMS is proposed
to overcome the charge sharing challenge and thus deliver a
stimulus more efficiently. This allows for smaller capacitors
and an easier integration. The system is implemented in a
commercially-available 0.18 µm HV CMOS technology. The
range of deliverable charge (0.9 nC-4.5 nC) is suitable for
intracortical stimulation for vision [4]. The paper is organised
as follows: Section II introduces the system architecture and
its operation, Section III details the implementation, Section IV
presents the simulation results and Section V gives the conclu-
sion.
II. SYSTEM OVERVIEW
The system architecture is shown in Fig. 1. It consists of
three main components: (1) the digital back-end, (2) the
capacitor core block, and (3) the charge balancing module.
The digital back-end receives data detailing the stimulus
parameters and clock signals from, for example, a wireless
communication link. It also provides control signals for all
the switches in the capacitor core which are essential for the
elimination of the charge sharing effect. Although the charge
balancing module is important for achieving safe electrical
neural stimulation, it is not described in the paper as well-
established methods can be readily applied [9].
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Fig. 2. Digital back-end showing: (a) waveforms for one operation cycle,
and (b) block diagram (switch control signals generation not shown)
The operation of the circuit starts when enable is HIGH. As
shown in Fig. 2(a), in one operation cycle (800µs), the digital
back-end loads the stimulus parameter data, that defines the
size of the charge packets to be delivered in the next cycle.
This is loaded serially using the clock input clock_data. The
digital back-end also controls the 6 switches in the capacitor
core (Fig. 4) by sequencing through the different states (using
the clock input clk) for a stimulation (Fig. 3).
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Fig. 3. States diagram of the stimulation cycle
To load the configuration, the digital back-end first receives
a series of ten zeros to flush spurious data and avoid misconfig-
uration. Then, a start sequence (e.g. “1110111101”) is received
and detected so as to align the configuration data properly in
the internal registers. A DAC is then used to convert the data
from the registers into a voltage Vcharge (0-9 V) which is used
to charge the capacitors.
The digital states for stimulation includes: charge, charge-
deliver, charge-recycle and relax. Charge is used to charge
the storage capacitors. charge-deliver and charge-recycle are
used for delivering and recycling the charge to and from the
tissue respectively. In the relax state, all the switches are off,
and therefore an inter-pulse delay is generated. This is inserted
between charge delivery and recycle so as to avoid an anodic
current during recycling (this can block the propagation of
the generated action potentials) and can also offer certain
physiological advantages. The generated switch control signals
(S1,S23,S45,S6) are in the range 0-1.8 V and therefore need
to be level shifted to 0-9 V before being connected to the
capacitor core. The switch states are shown in Table. I.
SW1 SW2 SW3 SW4 SW5 SW6
charge Close Open Open Open Open Close
charge-deliver Open Close Close Open Open Open
relax Open Open Open Open Open Open
charge-recycle Open Open Open Close Close Open
TABLE I
SWITCH STATES DURING EACH STATE OF A STIMULATION CYCLE
The capacitor core (Fig. 4.(a)) is essential for eliminating
the charge sharing effect. It has two current paths, one is for
charge delivery and the other for charge recycle. Two paths
are used instead of one for both charging and recycling as this
means the storage capacitor does not need to be recharged
before recycling thus allowing an arbitrary duration of the
relax state (i.e. inter-pulse delay). Each path includes one
storage capacitor (Cps, Cns) for charge delivery and recycle
respectively. Both of the two paths are connected to the tissue
through a second-generation negative current conveyor (CCII-
). The aim of the CCII- is to ensure that Cps and Cns can
be discharged perfectly and an exact copy of the discharging
current is delivered to the tissue. Therefore, the same quantity
of charge as the one stored in Cps or Cns is delivered or
recycled, without any charging sharing. All the switches are
low leakage analogue switches [10] as shown in Fig. 4.(b).
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Fig. 4. Capacitor core showing: (a) block diagram, and (b) NMOS/PMOS
low leakage T-switch implementation. Switches are implemented using 5.5V
CMOS transistors
III. IMPLEMENTATION
A. Digital Back-end
A block diagram of the block responsible for generating
Vcharge is shown in Fig. 2(b). It consists of one Parallel-In
Parallel-Out (PIPO) register, two 10-bit shift registers (SR)
which take a serial input and provide both a parallel and a
serial output, a sequence detector and other supporting logic.
The input (data_in) is loaded by the two SRs driven by
clk_data. The PIPO loads the stimulation configuration only
when 10 successive zeros followed by the start sequence are
received. The 10 zeros are counted by the ripple counter which
increments when it receives a 0 and synchronously resets
when it receives a 1. The start sequence (“1110111101”) is
monitored by the sequence detector which is implemented by
combinational logic. The output of the PIPO is sent to the
DAC to generate Vcharge.
The switch control signals are generated by a block imple-
mented by a finite state machine coded in VHDL. The DAC
is an analogue standard cell provided by Austriamicrosystems.
B. Capacitor Core
The two important components in the capacitor core are the
CCII- and the low leakage T-switches. Their roles are: (1) to
reduce the current tracking error so as to deliver the exact
capacitor discharge current to the tissue, and (2) to reduce
the leakage current of the switches so as to minimise the
uncontrolled current flows into the current input of the CCII-
(terminal X).
The analogue ground (Agnd) is set to 0.5 × Vcharge. This
can be generated by a virtual ground buffer or extracted from
transmission coils [8]. Since the maximum Vcharge is 9V and
the voltage drop across the capacitors Cps and Cns is 0.5Vcharge,
the maximum charge delivered is 4.5 nC for Cps = Cns = 1 nF.
1) Current Conveyor: The internal architecture of the CCII-
is shown in Fig. 5. The voltage at the current input (terminal
X) is set by the voltage input (terminal Y) and all the current
goes into X will be replicated at the current output (terminal
Z). Although many different implementations of the CCII-
are available, the one described in [11] has been used. This
implementation utilises blocks of Floating Current Sources
(FCS) [12], [13] and it possesses three advantages: (1) a high
dynamic current range from zero to the bias current (of the
second FCS for both current sourcing and sinking [12], [13]),
(2) a unity current gain which ensures a low current tracking
error (from X to Z), and (3) a wide bandwidth that enables
higher stimulation frequencies.
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Fig. 5. CCII- Implementation showing: (a) block diagram (b) circuit
implementation. All transistors are 5.5V CMOS. Vdd = 1.8V
The bias current of the second FCS block in the CCII-
is 100 µA, which sets the maximum stimulation current to
also be 100 µA. The bias current for the first FCS is 0.5 µA
so as to lower the power consumption. The sizes for the
transistor within the FCS is modified according to [11] so
as to increase the input impedance of terminal X to 30 kΩ.
This limits the maximum discharge current of the storage
capacitors to 100 µA (to avoid overshoot). It will not affect
the current conveying since the first FCS is only used for
conveying voltage between the X and Y terminals.
2) Low leakage analogue switches: MOSFET technologies
with low threshold voltages, e.g. 0.18µm or 0.15µm technolo-
gies, suffer from sub-threshold leakage. This leakage current
might also be delivered to the tissue. Therefore low leakage
current analogue T-switches are used. The implementation
of these switches is shown in Fig. 4(b). For example, for a
PMOS T-Switch, the PMOS devices are driven into deep cut-
off during the OFF phase with reverse Vgs so as to reduce
leakage [10].
IV. SIMULATION RESULTS
The system has been simulated using the Cadence Spectre
simulator with foundry supplied PSP models provided by
Austriamicrosystems (H18A4). The value of the components
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Fig. 7. Current and voltage profile for a target charge of 1.25 nC
in the EEI model (Fig. 1) are R = 3.3 kΩ, C1 = 0.033 µF,
C2 = 0.0033 µF.
A. Current Conveyor
The frequency response of the current conveyor is shown
in Fig. 6. The gain is 0.999997 with a bandwidth of 100 MHz
as expected in Section III-B1.
B. Charge Delivery & Recycle
Fig. 8 shows target charge ranging from 0.9 nC to 4.5 nC
being delivered and recycled for different values of Vcharge.
The current and voltage waveforms of the electrode are also
shown in Fig. 7 for a target charge of 1.25nC. The process
of charge delivery and recycle have been allotted 200µs each
with the entire stimulation cycle taking 800 µs. 200 µs is the
maximum duration within which charge must be delivered to
the nervous tissue for intra-cortical applications [4].
C. Charge Delivery Efficiency
Charge delivery efficiency (ξ) is defined here as the Figure
of Merit for evaluating the charge sharing between the storage
capacitors and the double layer capacitance.
ξ =
Qdelivered
Qstored
(1)
Where Qdelivered and Qstored is the charge delivered to the
tissue and stored on the storage capacitors respectively. The
simulated charge delivery efficiency for the proposed system
is shown in Table III. The minimum efficiency is 98.2% when
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Fig. 8. Different quantities of charge can be delivered and recycled.
Reference This Work [2] [1] [8] [7]
Year 2011 2010 2007 2011 2004
Technology AMS HV 0.18 µm - - 1.5 µm CMOS 1.5 µm CMOS
Die Area 2.36mm2 (cap - 0.36mm2) N/A(PCB) N/A(PCB) 4.76mm2 4.76mm2
Max Power Efficiency 76.6% 58.8% 77% 66% 53%
Charge Delivery Efficiency >98.22% 49.49% 44.75% 49.49% 32.80%
Capacitor Size 1 nF 1 µF 1 µF 1 µF 1 µF
TABLE II
PERFORMANCE COMPARISON WITH EXISTING WORK
Charge stored(nC) Charge Delivered(nC) Charge DeliveryEfficiency(%)
0.9 0.898 99.7
1.25 1.246 99.6
2.0 1.992 99.6
2.5 2.494 99.6
3.0 2.98 99.3
3.5 3.45 98.5
4.0 3.95 98.7
4.5 4.42 98.2
TABLE III
CHARGE DELIVERY EFFICIENCY
the system operates to deliver the maximum target charge
(4.5 nC). The results indicate that there are no charge sharing
effects. In addition, this high efficiency can be maintained for
any value of storage capacitors and double layer capacitance,
provided there is enough voltage compliance on the electrode.
D. Power Consumption
The static power consumption of the system is 185.4 µW
which is mainly for the biasing of CCII-. The dynamic power
consumption depends on the target charge. Power efficiency
is used as the Figure of Merit to evaluate how much power
is used for stimulation. The wasted power is dissipated to the
surrounding tissue. For safe implantable neural stimulation,
the maximum allowed power density is 80 mW/cm2. Table IV
shows that the power efficiency is 26-76.6% and the system
is safe for implantation. The power efficiency of the system
is lower at lower charging voltages because power consumed
across the electrode is close to the static power consumption of
the circuit. However at the lowest power efficiency, the power
consumed is 270 µW which is close to that of an aggressive
designed CMS system [8].
V. CONCLUSION
The presented ChgMS system has achieved a minimum
power consumption of 270 µW and a minimum charge delivery
efficiency of 98.22 %. The charge sharing effect between the
storage capacitors and the double layer capacitance of EEI is
removed by using CCII-. A comparison with existing work is
shown in Table. II. A shortcoming of this circuit, is that, the
power consumption is directly proportional to the stimulation
current. This puts a limitation on the use of this circuit in
applications where high stimulation current is required.
Charge
Voltage(V)
Total
Power(µW)
Stimulation
Power (µW)
Power
Efficiency(%)
1.8 270.0 73.8 26.0
2.5 322.5 110.0 34.2
4.0 420.0 190.0 45.2
5.0 480.0 242.0 50.4
6.0 541.9 294.1 54.3
7.0 624.8 382.4 61.2
8.0 694.9 479.5 69.1
9.0 765.0 585.9 76.6
TABLE IV
TOTAL POWER CONSUMPTION, STIMULATION POWER AND POWER
EFFICIENCY
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